TI C2000 Real-time Microcontroller (TMS320F28x7x / F2837xx / F2838x)
| TI | |
|---|---|
| Coding & Debugging | Code Composer Studio |
| PinMux Setting | SysConfig |
| Programmer | UniFlash, C2Prog |
| Real-time Diagnose | RTOS Analyzer, Runtime Object Viewer |
| Library | Direct, Bit Fields, DriverLib |
| RTOS | TI-RTOS (SYS/BIOS), FreeRTOS |
| Debugger | XDS100v2, XDS2xx |
| Sensing & Control | ePWM, eQEP, eCAP, SDFM, CLA |
| Peripheral (Communication) | USB, CAN, CAN-FD, LIN, SSI, FSI, SPI, McBSP, SCI/UART, I2C, Ethernet, EtherCAT |
| Peripheral (Other) | CLB |
-
1. Introduction to TI C2000 Core Board V1.3
- TI Dual-core TMS320F28375D Core Board V1.3
- TMS320F28375D Core Board V1.3 GPIO and Peripheral Muxing
- Comparison between LAUNCHXL-F28379D and Core Board V1.3
-
2. TI C2000 Architecture Overview
- TMS320F28x7x Device Comparison
- TMS320F2837xD/F2838xD Dual-Core Block Diagram
- TMS320F28x7x Core Block Diagram
- TMS320F28x7x CPU Internal Bus Structure
- TMS320F28x7x CPU Pipeline
- Math Accelerators: Viterbi / Complex Math Unit (VCU-II)
- Math Accelerators: Trigonometric Math Unit (TMU)
-
3. Memory-Map and Linker Command File
- TMS320F28x7x Memory Map
- TMS320F2837xD Memory Map
- TMS320C28x C/C++ COFF and EABI Data Types
- TMS320F28x7x Linker Command File
- TMS320F28x7x Linker Command File – SECTIONS
- TMS320F28x7x Linker Command File – Example
-
4. Peripheral Register Header Files
- Register Programming Model: Direct Register Access, BitField, DriverLib
- Header File Structure Naming Conventions
- TMS320F28x7x Header Files
- TMS320F28x7x Peripheral Header Files
- TMS320F28x7x Global Variable Definitions File
- TMS320F28x7x Mapping Structures to Memory
-
5. Reset and Boot Process
- TMS320F28x7x Reset Sources
- TMS320F28x7x Dual-Core Boot Process
- TMS320F28x7x Reset – Bootloader
- TMS320F28x7x Emulation Boot Mode
- TMS320F28x7x Stand-Alone Boot Mode
- TMS320F28x7x Reset Code Flow
- TMS320F28x7x Emulation Boot Mode using GEL
- TMS320F28x7x main()
- TMS320F28x7x Peripheral Software Reset Registers
-
6. Interrupts
- TMS320F28x7x Interrupt Sources
- TMS320F28x7x Interrupt Processing
- TMS320F28x7x IFR, IER, INTM
- TMS320F28x7x Peripheral Interrupt Expansion (PIE)
- TMS320F28x7x PIE Block Initialization
- TMS320F28x7x Interrupt Signal Flow
- TMS320F28x7D Dual-Core Interrupt Structure
- TMS320F28x7x Interrupt Response and Latency
-
7. System Initialization
- TMS320F28x7x Oscillator / PLL Clock Module
- TMS320F28x7D Dual-Core System Clock
- TMS320F28x7x Watchdog Timer
- TMS320F28x7x Low Power Modes
- TMS320F28x7x Register Protection
-
8. General-Purpose I/O (GPIO) and PinMux
- TMS320F28x7x General Purpose Digital I/O
- TMS320F28x7x GPIO Input Qualification
- TMS320F28x7x GPIO Input X-Bar
- TMS320F28x7x GPIO Output X-Bar
- TMS320F28x7x External Interrupts
-
9. Analog Subsystem – Analog-to-Digital Converter (ADC)
- TMS320F28x7x ADC Subsystem
- TMS320F28x7x ADC Module Block Diagram
- TMS320F28x7x ADC SOCx Functional Diagram
- TMS320F28x7x ADC Triggering
- TMS320F28x7x ADC Ping-Pong Triggering
-
TMS320F28x7x ADC Conversion Priority
- Example – Round Robin Priority
- Example – High Priority
- Example – Round Robin Burst Mode with High Priority
- TMS320F28x7x ADC Post Processing Block
- TMS320F28x7x ADC Clocking Flow
- TMS320F28x7x ADC Converter Registers
- TMS320F28x7x ADC Control Registers
- TMS320F28x7x ADC Conversion Result Registers
- TMS320F28x7x ADC Signed Input Voltages
- TMS320F28x7x ADC Calibration and Reference
- 10. Analog Subsystem – Digital-to-Analog Converter (DAC)
- Analog Subsystem – Comparator Subsystem (CMPSS)
- Analog Subsystem – Sigma Delta Filter Module (SDFM)
- Control – enhanced Pulse Width Modulation (ePWM)
- Control – enhanced Capture (eCAP)
- Control – enhanced Quadrature Encoder Pulse Module (eQEP)
- Communication – Serial Communication Interface (SCI)
- Communication – Serial Peripheral Interface (SPI)
- Communication – Inter-Integrated Circuit (I2C)
- Communication – Controller Area Network (DCAN, CAN)
- Communication – Universal Serial Bus (USB)
- Communication – Multichannel Buffered Serial Port (McBSP)
- Multi-Core Communication – Inter-Processor Communications (IPC)
- Hardware Acceleration Subsystem – Direct Memory Access (DMA)
- Hardware Acceleration Subsystem – Control Law Accelerator (CLA)
- Configurable Logic Block (CLB)
- External Memory Interface (EMIF)
- TI C2000 TMS320F2838x Only
- Communication – Modular Controller Area Network (MCAN, CAN-FD)
- Communication – Fast Serial Interface (FSI)
- Communication – Ethernet Media Access Controller (EMAC)
- Communication – EtherCAT Subordinate Device Controller (ESC)
Back to top of the page